Digital Signal Processing ASIC R&D Engineer

is at the forefront of technology innovation, delivering breakthroughs and trusted insights in electronic design, simulation, prototyping, test, manufacturing, and optimization. Our ~16,800 employees create world-class solutions in communications, 5G, automotive, energy, quantum, aerospace, defense, and semiconductor markets for customers in over 100 countries. Learn more 

Our culture embraces a bold vision of where technology can take us and a passion for tackling challenging problems with industry-first solutions. We believe that when people feel a sense of belonging, they can be more creative, innovative, and thrive at all points in their careers.

This job opening is with the Keysight Hardware Labs ASIC Team in Leuven, Belgium (EU) . We're conveniently located right next to the Leuven railway station.

Keysight Labs is a central R&D organization, enabling Keysight to be first to market with breakthrough products and solutions.

Digital Signal Processing (DSP) and Mixed Signal Application Specific ICs (ASICs), tailor-made at Keysight Labs, are a major success factor for the company and continue to drive the performance and value of Keysight's new products.

In our team the Applied Research & Development for these ASICs is the core of our specialty and expertise.

Bringing the algorithm to silicon is what we do daily.

We have an exciting job opportunity for a Digital Signal Processing ASIC R&D Engineer.

You will be developing cutting edge designs among some of the best talent in industry. You will be working in an international team, playing a significant role in exploring and designing DSP algorithms and Digital Designs, using state-of-the-art Electronic Design Automation (EDA) tools, directly impacting the key specs of Keysight's future products.

As member of the ASIC team your Major Responsibilities will be:

• To research, design and verify digital / DSP and mixed signal ASICs that meet Test & Measurement product functionality, quality, and schedule requirements , supervised by the project’s technical lead.
• To code, verify and document your designs, and to synthesize and iterate them to timing closure with state-of-the-art EDA tools.

You hold a master’s degree or PhD in either Electronics and Chip Design, Information Systems and Signal Processing, Computer Sciences, Applied Physics or equivalent.

You have a full professional working proficiency in both spoken and written English.

You have a Belgian Work Permit.

It's a plus if you have experience with any of the following (or you are willing to learn soon):

• Matlab, Python, SystemC. .
• The ASIC and/or FPGA design and verification process i.e.:
  • RTL design entry (VHDL or Verilog).
  • RTL simulation (Mentor, Cadence, ...).
  • Logic Synthesis and Timing Closure (Synopsys, Cadence).
• Linux
• Git
• Elementary professional working proficiency in Dutch.

Personal Qualities:

• You demonstrate strong and clear communication, analysis, and problem-solving skills.
• You have a strong affinity with Digital Design, Engineering Mathematics and Digital Signal Processing.
• You are an avid programmer e.g. in Python.
• You have a proven track record as a team player.
• You show design creativity, and you are always eager to learn.
• You’re self-reliant, flexible and show a can-do attitude.
• You are committed to work accurately, delivering high quality results, on time.

***Keysight is an Equal Opportunity Employer.***